Dual Micropower 200 mA Low Dropout Tracking Regulator/Line Driver

The CS8183 is a dual low dropout tracking regulator designed to provide adjustable buffered output voltages that closely track ($\pm 10 \text{ mV}$) the reference inputs. The outputs deliver up to 200 mA while being able to be configured higher, lower or equal to the reference voltages.

The outputs have been designed to operate over a wide range (2.8 V to 45 V) while still maintaining excellent DC characteristics. The CS8183 is protected from reverse battery, short circuit and thermal runaway conditions. The device also can withstand 45 V load dump transients and -50 V reverse polarity input voltage transients. This makes it suitable for use in automotive environments.

The V_{REF}/ENABLE leads serve two purposes. They are used to provide the input voltage as a reference for the output and they also can be pulled low to place the device in sleep mode where it nominally draws less than 30 μ A from the supply.

The two trackers can be combined in parallel doubling the capability to 400 mA for a single application.

Features

- Two Regulated Outputs 200 mA, ±10 mV Track Worst Case
- Low Dropout (0.35 V typ @ 200 mA)
- Low Quiescent Current
- Independent Thermal Shutdown
- Short Circuit Protection
- Wide Operating Range
- Internally Fused Leads in the SO-20W Package
- These are Pb–Free Devices




ON Semiconductor®

http://onsemi.com



DWF SUFFIX CASE 751D

PIN CONNECTIONS AND MARKING DIAGRAM



WL = Water YY = Year

YY = Year WW = Work Week

G = Pb-Free Package

ORDERING INFORMATION

	Device	Package	Shipping [†]
C	S8183YDWF20G	SO-20WB (Pb-Free)	38 Units/Rail
CS	S8183YDWFR20G	SO-20WB (Pb-Free)	1000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Block Diagram

PACKAGE PIN DESCRIPTION

Package Lead # SO-20W	Lead Symbol	Function	
1	V _{IN1}	Input voltage for V _{OUT1} .	
2	V _{OUT1}	Regulated output voltage 1.	
3, 4, 7, 8, 13, 14, 17, 18	NC	No connection.	
5, 6, 15, 16	GND	Ground (4 leads fused).	
9	V _{ADJ1}	Adjust lead for V _{OUT1} .	
10	V _{REF} /ENABLE1	Reference voltage and ENABLE input for V _{OUT1} .	
11	V _{ADJ2}	Adjust lead for V _{OUT2} .	
12	V _{REF} /ENABLE2	Reference voltage and ENABLE input for V _{OUT2} .	
19	V _{IN2}	Input voltage for V _{OUT2} .	
20	V _{OUT2}	Regulated output voltage 2.	

MAXIMUM RATINGS

Rating		Value	Unit
Storage Temperature		-65 to 150	°C
Supply Voltage Range (continuous)	15 to 45	V	
Supply Voltage Range (normal, continuous)	3.4 to 45	V	
Peak Transient Voltage (V _{IN} = 14 V, Load Dump Transient = 31 V)	45	V	
Voltage Range (Adj, V _{REF} /ENABLE, V _{OUT})		-10 to 45	V
Maximum Junction Temperature		150	°C
Package Thermal Resistance Junction-to-Case, R _{θJC} Junction-to-Ambient, R _{θJA}		18 73	°C/W °C/W
ESD Capability	(Human Body Model) (Machine Model)	2.0 200	kV V
Lead Temperature Soldering	Reflow: (SMD styles only) (Note 1)	240 peak (Note 2)	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

60 second maximum above 183°C.
 -5°C/+0°C allowable conditions.

$\label{eq:expectation} \textbf{ELECTRICAL CHARACTERISTICS} \quad (V_{IN} = 14 \ \text{V}; \ V_{REF}/ENABLE > 2.75 \ \text{V}; \ -40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}; \ \text{C}_{OUT} \geq 10 \ \mu\text{F};$ $0.1 \Omega < C_{OUT - ESR} < 1.0 \Omega$ @ 10 kHz; unless otherwise stated.)


Parameter	Test Conditions	Min	Тур	Max	Unit
REGULAR OUTPUT 1, 2					
V _{REF} – V _{OUT} V _{OUT} Tracking Error	4.5 V \leq V $_{IN}$ \leq 26 V, 100 μ A \leq I $_{OUT}$ \leq 200 mA, (Note 3)	-10	-	10	mV
Dropout Voltage (V _{IN} – V _{OUT})	I _{OUT} = 100 μA I _{OUT} = 200 mA		100 350	150 600	mV mV
Line Regulation	$4.5 \text{ V} \le \text{V}_{\text{IN}} \le 26 \text{ V}$, (Note 3)	-	-	10	mV
Load Regulation	100 μ A \leq I _{OUT} \leq 200 mA, (Note 3)	-	-	10	mV
Adj Lead Current	Loop in Regulation	-	0.2	1.0	μA
Current Limit	V_{IN} = 14 V, V_{REF} = 5.0 V, V_{OUT} = 90% of V_{REF} (Note 3)	225	-	700	mA
Quiescent Current (I _{IN} – I _{OUT})		- - -	15 75 30	25 150 55	mA μA μA
Reverse Current	V _{OUT} = 5.0 V, V _{IN} = 0 V	-	0.2	1.5	mA
Ripple Rejection	f = 120 Hz, IOUT = 200 mA, 4.5 V \leq V $_{IN}$ \leq 26 V	60	-	-	dB
Thermal Shutdown	-	150	180	210	°C

V_{REF}/ENABLE 1, 2


Enable Voltage	_	0.80	2.00	2.75	V
Input Bias Current	V _{REF} /ENABLE 1, 2 > 2.0 V	-	0.2	1.0	μA

3. V_{OUT} connected to Adj lead.

CS8183










Figure 3. Quiescent Current vs. Input Voltage (Operating Mode)




Figure 5. Vout Reverse Current




Figure 4. Quiescent Current vs. Input Voltage (Sleep Mode)




Figure 6. Vout Reverse Current

CIRCUIT DESCRIPTION

ENABLE Function

By pulling the V_{REF}/ENABLE 1, 2 lead below 2.0 V typically, (see Figure 10 or Figure 11), the IC is disabled and enters a sleep state where the device draws less than 30 μ A from supply. When the V_{REF}/ENABLE lead is greater than 2.75 V, V_{OUT} tracks the V_{REF}/ENABLE lead normally.

Output Voltage

Figures 7 through 12 only display one channel of the device for simplicity. The configurations shown apply for both channels.





Figure 7. Tracking Regulator at the Same Voltage








Figure 11. Alternative ENABLE Circuit

* C1 is required if the regulator is far from the power source filter

** C2 is required for stability

*** C3 is recommended for EMC susceptibility

The outputs are capable of supplying 200 mA to the load while configured as a similiar (Figure 7), lower (Figure 9), or higher (Figure 8) voltage as the reference lead. The Adj lead acts as the inverting terminal of the op amp and the V_{REF} lead as the non-inverting.

The device can also be configured as a high–side driver as displayed in Figure 12.







Figure 8. Tracking Regulator at Higher Voltages












Figure 13. 400 mA Loading


400 mA Output Capability

Normally regulator outputs cannot be combined to increase capability. This can cause damage to an IC because of mismatches in the output drivers. The tight tolerances in tracking of the CS8183 allow their outputs to be combined for increased performance. Figure 13 shows the circuit connections needed to perform this function.

APPLICATION NOTES

Switched Application

The CS8183 has been designed for use in systems where the reference voltage on the V_{REF}/ENABLE pin is continuously on. Typically, the current into the V_{REF}/ENABLE pin will be less than 1.0 μ A when the voltage on the V_{IN} pin (usually the ignition line) has been switched out (V_{IN} can be at high impedance or at ground.) Reference Figure 14.



External Capacitors

Output capacitors for the CS8183 are required for stability. Without them, the regulator outputs will oscillate. Actual size and type may vary depending upon the application load and temperature range. Capacitor effective series resistance (ESR) is also a factor in the IC stability. Worst-case is determined at the minimum ambient temperature and maximum load expected.

The output capacitors can be increased in size to any desired value above the minimum. One possible purpose of this would be to maintain the output voltage during brief conditions of negative input transients that might be characteristic of a particular system.

The capacitors must also be rated at all ambient temperatures expected in the system. To maintain regulator stability down to -40° C, a capacitor rated at that temperature must be used.

More information on capacitor selection for SMART REGULATOR®s is available in the SMART REGULATOR application note, "Compensation for Linear Regulators."

Calculating Power Dissipation in a Dual Output Linear Regulator

The maximum power dissipation for a dual output regulator (Figure 15) is:

$$\begin{split} \mathsf{PD}(\mathsf{max}) &= \{\mathsf{V}_{\mathsf{IN}}(\mathsf{max}) - \mathsf{V}_{\mathsf{OUT1}}(\mathsf{min})\} \, \mathsf{I}_{\mathsf{OUT1}}(\mathsf{max}) \\ &+ \{\mathsf{V}_{\mathsf{IN}}(\mathsf{max}) - \mathsf{V}_{\mathsf{OUT2}}(\mathsf{min})\} \mathsf{I}_{\mathsf{OUT2}}(\mathsf{max2}) \\ &+ \mathsf{V}_{\mathsf{IN}}(\mathsf{max}) \mathsf{I}_{\mathsf{Q}} \end{split} \end{split}$$

where:

V_{IN(max)} is the maximum input voltage,

 $V_{OUT1(min)}$ is the minimum output voltage from V_{OUT1} , $V_{OUT2(min)}$ is the minimum output voltage from V_{OUT2} ,

 $I_{OUT1(max)}$ is the maximum output current, for the application,

 $I_{OUT2(\mbox{max})}$ is the maximum output current, for the application,

 I_Q is the quiescent current the regulator consumes at $I_{OUT(max)}$.

Once the value of PD(max) is known, the maximum permissible value of R_{0JA} can be calculated:

$$R_{\theta}JA = \frac{150\underline{O} - T_{A}}{P_{D}}$$
(2)

The value of $R_{\theta JA}$ can then be compared with those in the package section of the data sheet. Those packages with $R_{\theta JA}$'s less than the calculated value in equation 2 will keep the die temperature below 150°C.

In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heat sink will be required.




Figure 15. Dual Output Regulator with Key Performance Parameters Labeled

Heatsinks

A heatsink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air.

Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of $R_{\theta JA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CS} + R_{\theta SA}$$
(3)

where:

 $R_{\theta JC}$ = the junction-to-case thermal resistance,


 $R_{\theta CS}$ = the case-to-heatsink thermal resistance, and

 $R_{\theta SA}$ = the heatsink-to-ambient thermal resistance.

 $R_{\theta JC}$ appears in the package section of the data sheet. Like $R_{\theta JA}$, it is a function of package type. $R_{\theta CS}$ and $R_{\theta SA}$ are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers.

PACKAGE DIMENSIONS

SO-20 WB CASE 751D-05 ISSUE G



NOTES

- DIMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR 4 5. PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
C	0.23	0.32		
D	12.65	12.95		
E	7.40	7.60		
е	1.27	BSC		
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
θ	0 °	7 °		

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative